

ART 34 AMDT

19

Claims

1. A circuit for deriving a third order signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means for combining the input signal from the first and second paths to produce a second order signal on a squared signal path, means for low-pass filtering the second order signal to remove components at the frequency of the input signal and harmonics thereof, and means for combining the filtered second order signal from the squared signal path with the input signal from the third path to produce a third order signal.
2. A circuit as claimed in claim 1, for additionally deriving a fifth order signal from an input signal, further comprising means for providing the second order signal along a second squared signal path, and means for combining the second order signal from the second squared signal path with the third order signal to produce a fifth order signal.
3. A circuit as claimed in claim 1, for additionally deriving a fifth order signal from an input signal, wherein the input means provides the input signal along fourth and fifth paths, and further comprises means for combining the input signal from the fourth path with the third order signal to produce a fourth order signal, and means for combining the input signal from the fifth path with the fourth order signal to produce a fifth order signal.
4. A circuit as claimed in any one of the preceding claims, wherein the input signal is a radio frequency signal.
5. A circuit as claimed in any one of the preceding claims, further comprising means for injecting a direct current signal into at least one of the signal paths.
6. A circuit as claimed in claim 5, wherein the d.c injecting means is arranged to inject the direct current signal into the squared signal path for adding to the second order signal to cancel input signal energy in the third order signal.

ART 34 AMDT

M

15.02.00

20

7. A circuit as claimed in claim 6, further comprising error correction means arranged to compare the third order signal with the input signal to produce an error correction signal for controlling the injection of the direct current signal into the squared signal path.
8. A circuit as claimed in claim 7, wherein in the error correction means is arranged to translate the frequency of the third order signal by an oscillator signal prior to correlation with the input signal to produce a correlation signal which is processed in a digital signal processor by comparison with the oscillator signal to produce the error correction signal.
9. A circuit as claimed in claim 5, further comprising means for injecting the direct current signal into the second squared signal path for adding to the second order signal to cancel input signal energy and third order signal energy in the fifth order signal.
10. A circuit as claimed in claim 7, further comprising error correction means arranged to compare the fifth order signal with the third order signal to produce an error correction signal for controlling the injection of the direct current signal into the second squared signal path.
11. A circuit as claimed in any one of the preceding claims, wherein the combining means are mixers or multipliers.
12. A circuit as claimed in any one of the preceding claims, wherein the input means comprises at least one splitter for providing the input signal along the signal paths.
13. A circuit as claimed in any one of the preceding claims, wherein the input means comprises at least one directional coupler for providing the input signal along the signal paths.

ART 34 AMDT

11

15.02.00

21

14. A polynomial predistorter including a circuit for deriving a third order predistortion signal from an input signal, comprising input means for providing an input signal to the circuit along first, second and third paths, means for combining the input signal from the first and the second paths to produce a second order signal on a squared signal path, means for low-pass filtering the second order signal to remove components at the frequency of the input signal and harmonics thereof, and means for combining the filtered second order signal from the squared signal path with the input signal from the third path to produce a third order signal.
15. A method of deriving a third order predistortion signal from an input signal, comprising providing an input signal to a circuit along first, second and third paths, combining the input signal from the first and second paths to produce a second order signal on a squared signal path, low-pass filtering the second order signal to remove components at the frequency of the input signal and harmonics thereof, and combining the filtered second order signal from the squared signal path with the input signal from the third path to produce a third order signal.
16. A circuit as claimed in any one of claims 1 to 13, further comprising means for creating at least one further, different, odd-order signal, each said distinct, further odd-order signal being created by combining the input signal with itself.
17. A polynomial predistorter according to claim 14, further comprising means for creating at least one further, different, odd-order signal, each said distinct, further odd-order signal being created by combining the input signal with itself.
18. A method according to claim 15, further comprising creating at least one further, different, odd-order signal, each said distinct, further odd-order signal being created by combining the input signal with itself.

add
A1